Abstract
Introduction
Due to the huge increase of the architecture and the complexity of mixed signal circuits, the use of behavioral model is necessary to design and simulate the performance of those circuits [1] [2] [3] [4] . The complexities of mixed signal circuits require using faster and more complex mixed-signal testers. The behavioral models which use Matlab and Simulink environment are becoming good methods to design and simulate the performance of the complex circuits such as the data converter, Analog to Digital conversion (ADC). They provide a link between these two domains is an extremely important research area [5] . ADCs are categorized and classified by their performance characteristics. This includes resolution, bandwidth, sampling rate, power consumption, and the effective number of bits [6] . Compared with the other types of ADCs, the pipeline ADC structure is very attractive combination of speed, resolution, low power consumption and small die size. Furthermore, selection of the topology of the ADC needs to be chosen between the speed, resolution, smaller silicon area and power consumption. However, this will require a reduction in supply voltage causing an increase of parasitic components present. From where there is a growing need for new low voltage analogue circuit techniques.
Current mode approach [7] has many advantages in comparison with voltage-mode. One of the advantages is the current mode circuits do not need high precision passive components. So they can be designed almost entirely with transistors only. MOS transistors in particular are more suitable for processing currents rather than voltages. This makes the current-mode circuits compatible with typical digital processes and MOS transistors show also high performance in terms of speed, bandwidth and accuracy [8] .
The current-mode (CM) ADC is advantageous because it can be implemented by standard CMOS technology only and it is also demonstrating excellent characteristics such as in particular, high resource efficiency (power and area) [9] . Furthermore, many signal processing systems are current-based, like biometrics and image sensors [10] . The CM ADC should be designed to accept current as the input signal.
In this paper, a new version of non-ideal model of 8 bit CM pipeline ADC has been developed. This was accomplished by using MATLAB and SIMULINK environment with a focus on detailing the major building blocks of CM pipeline ADC. Those building blocks are current Sample-and-Hold (S/H), current Sub-ADC and current Sub-DAC. The sub-ADC is implemented in our model by two current comparators and encoder logic circuit. The current S/H and sub-DAC are implemented by using a switched current [11] and current sources. By analyzing the simulation results of the model where the most important non idealities components are taken into account (such as clock feed through, charge injection, switching noise and mismatch errors), it has been clear how the parameters of the converter are affected by the non-idealities factors of the circuit.
The paper is organized as following: in the second section and after the introduction, the proposed system architecture and a description of behavioral model implemented in Matlab are presented. Section three describes the main non idealities errors in the ADC. The analysis and simulation results of the ADC model and comparisons with previously published works are provided in Section four. Finally, conclusion is drawn in section five.
The Behavioral Model of CM 8 Bits Pipeline ADC
There are several ADC architectures which are suitable for at least one or more specifications. The pipeline ADC is most suitable for low-power, high-speed medium-to-high resolution applications. This kind of the ADC employs several pipelined stages to achieve high speed and high resolution, Figure 1 shows the block diagram of 0 8-bit CM pipelined ADC. The operation principle of CM pipeline ADC is similar to the conventional voltage mode ADC. It consists in each stage current S/H, current 1.5-bit Sub-ADC and a current Sub-DAC, except the last stage, which has a current S/H and a 2-bit current Sub-ADC, the Sub-ADC in each pipelined stage is flash type.
1. 5 Sub-ADC Model
In each stage as shown in Figure 2 , the signal is first sampled and held, then converted by 1.5bit sub-ADC. The sub-ADC is implemented by using two symmetrical comparison current levels -Iref/4 and Iref/4 and an encoder logic circuit as it is shown in Figure 3 . The bitM and bitL bits are applied to the digital error correction logic to generate the final bit. Three bits (outx, outy and outz) are converted back to analog value by Sub-DAC. The output current from sub-DAC is subtracted from the held input current. The difference is amplified by a factor of two to produce an output residue current. The residue current is applied to the next stage as an input. 
1. 5 Sub-DAC Model
The current-mode approach (including the switched-current (SI) technique) has been proposed as a solution to many problems [12] . The most important and critical part of a pipelined stage is the multiplying digital-to-analog converter (MDAC). This part consists of S/H, sub-DAC, subtractor and residue amplifier. The current S/H and current sub-DAC are implemented by using a switch current and current source. The SI technique for analog signal processing has gained interest because of its advantages over the switched-capacitor (SC) technique [13] . This can operate at low voltages and high speed. It can be implemented in standard digital processes without precision capacitances or resistors. Since no capacitors or resistors are used in the MDAC, this will allow the current pipeline ADC to be made with small area implementation compared to the voltage mode data converter. Figure 4 illustrates the NMOS switching configuration and model of current sub-DAC, the current outputs are Iref/2, 0, -Iref/2 for the input codes 100, 010 and 001, respectively. 
Digital Block Structure
The digital circuit in the converter pipeline fulfills the function of numerical correction of error combining the binary results of each stage in a final binary number with N bits. It contains logic of correction. The technique of numerical correction of error (DEC) is largely used to correct the errors of shift in the ADC pipeline. The logic of correction of numerical error made up mainly by full adders to compose the ripple carry adder.
Non Idealities Sources in CM Pipeline ADC
The non-ideal effects will worsen the overall ADC performance. In this section the most important effects in the CM pipeline ADC are discussed. The main non-ideals errors analysis discussed in this section are; the clock feed-though, charge injection, switching noise, clock jitter, components matching errors and OTA gain error.
Non Idealities in Current Sample and Hold
The model of the CM S/H is shown in Figure 5 , the S/H circuit suffers from various nonideality sources; such as components mismatch, charge injection, clock feed through, clock jitter, thermal noise, and flicker noise. 
Charge Injection and Clock Feed-Through
The charge injection is becomes the main error source for switched-current circuits ( current S/H, current Sub-DAC), because current is more sensitive to injected charge than voltage signal in switched-capacitor circuits [14] , thus causing more error and degrading the performance of the circuits [15] ,caused by the amount of charge in MOS transistor channel and parasitic associated with the sampling switches while turning off, the charge under the gate oxide resulting from the inverted channel is approximated by (01) Where Cox is the thin-oxide capacitance per unit width, W and L are the channel width and length respectively, VGS is the gate-source voltage and VTH is the threshold voltage of the device. The charge injected via the drain does not introduce error. In contrast, the charge injected on the source, introducing an error in the charge stored on the sampling capacitor, the error voltage caused by the charge injection can be expressed as (02) Figure 6 presents the charge injection simulator module achieved by a derivative block. The random variable generator block generates outputs in a form of series of pulsed signal. After passing through the derivative block, the zero-order block is used to specify the time constant of charging and gain factor is used to adjust the amount of the charge injected The basic switched-current S/H circuit with parasitic capacitances, also named current memory cell (SI) is shown in Figure 7 The is the amplitude of the control signal. , and is the lateral diffusion length.
Switching Noise
The noise in current-mode circuits (current comparator, current S/H and current Sub-DAC) is extremely depending on the noise sources that exist in CMOS transistor. The two important noise sources can be distinguished in a MOSFET transistor are thermal noise and flicker noise.
A. Thermal Noise
The noise in CMOS transistor is divided into current and voltage noise. The thermal noise is often the major device noise contribution limiting ADC resolution in CMOS circuits. It is caused by the thermal motion of the charge carriers in the channel of the device [15] . Figure  08 Thermal noise exhibits no frequency dependency. It has an uniform (or white.) power spectrum density (PSD), its estimated value is given by [15] (04)
Where k is the Boltzman constant, T is the absolute temperature.
The spectrum of Vn,cs is given by the 4KTRon spectrum multiplied by the square of the transfer function of the Ron Cs filter, the spectrum of Vn,Cs is given by [16] (05)
The thermal noise voltage generated by the network in the frequency band from f1 to f2 is given by [17] (06)
Where Re(z) is the real part of z. they are given by (07) and (08)
The total noise power stored on Cs when the switch goes off is (09)
In the saturation region, the PSD of the thermal noise current is given by [18] (10)
Where gm is the transconductance of the MOS transistor. The thermal noise is usually modeled as an additive white noise source with Gaussian distribution [19] . Figure 09 presents the thermal noise model, it can be modeled as a random variable generator with zero-order block, the gain block is used to adjust the value of the total thermal noise. 
B. Flicker Noise
The flicker noise or 1/f noise phenomenon has been observed in almost all kinds of devices with resistive components. MOS transistor shows the highest 1/f noise due to its surface conduction mechanism. Other authors attribute this noise to mobility fluctuations. This noise component typically increases with technology scaling [20] , The PSD of the flicker noise current is [21] (11)
Where Kf is a process dependent parameter, W and L are the width and the length of the transistor respectively and f corresponding frequency.
Clock Jitter
Sampling clock jitter is another phenomenon that has attracted attention in the design of ADCs [22] . Sampling of the analog input does not occur exactly at the desired time. This uncertainty Δt in the sampling instant is commonly called jitter. This non-ideal factor produces a conversion error proportional to the slope of the signal; the error result from clock jitter can be expressed as [23] (12)
For sine wave, jitter can be introduced in general form input with sinusoidal input signal [24] , as shown in Figure 10 , where A is the input signal amplitude, is the input signal frequency and is the time jitter error, The maximum amplitude error of the jitter model can be expressed as 
Factors Non-ideal in Current Comparator
The design of the comparators is very critical part in the data converter and directly affects the performance of the circuits, Figure 12 . Present the comparator model with the main limitation, the main non-ideality sources in the comparator are the comparator offset and the thermal noise.
Figure 12. Comparator Model

Matching Errors in Current Sources
The converter accuracy is limited by the matching accuracy of the analogue converter elements (cmos switch, current source). Basically, CMOS current source circuits suffer from three main mechanisms responsible for mismatch errors, transconductance mismatch β, threshold voltage mismatch Vth and channel length modulation mismatch λ. The transconductance parameters include the variation of µ and COX. As it is shown in this equation
, the mismatch errors coming from the variation of threshold voltage and channel length modulation is caused by physical parameters.
The current S/H and current steering DAC use generally principle of current mirror as basic building block; Figure (13) illustrate the first generation of CM S/H and the basic current DAC.
Figure 13 (a). Basic Current S/H, (b) Basic Current DAC
In the current S/H, the drain current of M0 can be written as the following; (14) Due to mismatch errors, the drain current in device M1 can be written as (15) By using equations (13) and (14), the following equation is obtained;   using the last equation, the following reltion between drain current of M0 and M1 is obtained (17) Ideally in the current S/H, the drain currents of both the input and the output transistors have the same value. However, due the mismatch error, an offset current is obtained.
In the ideal current DAC, the total output current is given by (18) International
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In the non-ideal model, the current source in current DAC is modeled as a nominal current source Ik in parallel with error source Ek as shown in figure (14) 
Figure 14. Non-ideal Model of Current Source
The output current of non-ideal DAC is give by (19) Where = (20)
The Non Idealities in Current Amplifier
The different current amplifier topologies have been already and widely discussed in the literature treating the topic of analogue integrated circuit design [25] [26] [27] . There are two main basic current amplifiers. The first proposal current amplifier is implemented by current mirrors. For the second type, it is known source-coupled pair or differential current amplifier stage. As shown in Figure 15 , such as all transistors operating in the saturation region.
.
Figure 15 (a). Cascode Current Amplifier, (b) Differential Current Amplifier
The current amplifier suffers from a number of a various non idealities factors. Those factors are; input current offset, amplifier slew-rate, amplifier thermal noise and mismatch errors. In this section, the main non-idealities and their effects on current amplifier are discussed.
Matching Errors
In the current amplifier, the current gain is proportional to the aspect ratio of transistor M1 and M2 as shown in Figure 15 (a), as it is given by this equation
  
The current amplifier suffers from various non idealities factors (devices mismatches) such as nonlinear gain segments which caused by the nonlinear transconductance, non idealities due to the channel length modulation λ, and non idealities due to the VT mismatch. The current gain of the current amplifier with mismatches taken into account is given by (22) Where  is the mismatch coefficient express by +λ (23) As a consequence of the device mismatches, there will be a constant offset error at the output gain current.
Simulation Results
To confirm and check the specifications of the new architecture version of the pipeline ADC model, a simulink model of the ADC has been implemented in order to simulate some parameters. Simulation results with dynamic and static performance are presented in this section. MATLAB and simulink environment are used for this study. In the ideal case, and with the introduction of various non-idealities factors reported in previous sections for nonideal model, it has been demonstrated how the parameters of the converter are affected by the non-idealities factors.
In order to extract signal to noise ratio (SNR) and superious free dynamic range (SFDR), the power spectrum is plotted with the application to the input of the ADC an analogue signal equivalent to sine wave with input frequancy 3 Mhz, the sampling rate of the ADC is 100 Mhz, the input signal and th output reconstruction analogue signal in non-ideal model are shown in Figure 16 , the fast fourier transform (FFT) ploted in Figures 17 and 18 , with the input frequncy 100khz and 1Mhz respectively. Such as we can extract the values of SNDR and SFDR around of 46.29 dB, 51.2 dB. The results of the behavioral level simulations were a set of specifications for the mentioned non-idealities, which are shown in Table 1 .
Table 1. CM Pipeline ADC Specifications from Behavioral Modeling
From the results presented in the previous sections, a comparison can be made between the CM pipeline model with the real ADCs . It can be seen from Table 2 that proposed models shows a good match to the real ADCs; this proves the accuracy of our behavior model. 
Conclusion
The behavioral modeling of mixed-signal CM circuits at a higher level was successfully performed. The development of CM pipeline ADC model using Matlab and Simulink with main advantageous of current mode circuits was presented. The model is used to analyze various non idealities and demonstrate how those errors factors affect the performance of the ADC. The analysis of static and dynamic performances confirms the good performance of the model. The behavioral model and the simulation results will help the design 8-bit current mode pipeline ADC circuit with low power and high efficiency in the chip area by using Sub current ADC and DAC blocks.
